

1 1/82




Fig. 1
Prior Art

Fig. 2




Fig. 2
Prior Art

3/62




Fig. 3A

4162




Fig. 3B

5162




Fig. 3C

6/62




Fig. 3D

7162





Fig. 4A

8/62



9162




Fig. 4C

10/62




Fig. 4D

11/62




Fig. 4E

12/70




Fig. 5A




Fig. 5B

14/20




Fig. 6A

15/70




Fig. 6B




Fig. 7

1790




Fig. 8A
Prior Art

18/70




Fig. 8B
Prior Art

19/70

ENTITY FSM IS

PORT(
 ports for entity fsm....
);

ARCHITECTURE FSM OF FSM IS

BEGIN

 ... HDL code for FSM and rest of the entity ...

 fsm_state(0 to 2) <= ... Signal 801 ...

```
8 5 3 { --!! Embedded FSM : examplefsm;  
8 5 9 { --!! clock          : (fsm_clock);  
8 5 4 { --!! state_vector   : (fsm_state(0 to 2));  
8 5 5 { --!! states         : (S0, S1, S2, S3, S4);  
8 5 6 { --!! state_encoding : ('000', '001', '010', '011', '100');  
      { --!! arcs          : (S0 => S0, S0 => S1, S0 => S2,  
8 5 7 { --!!                (S1 => S2, S1 => S3, S2 => S2,  
      { --!!                (S2 => S3, S3 => S4, S4 => S0);  
8 5 8 { --!! End FSM;
```

8 5 2 } 8 6 0

END;

Fig. 8C

2017





Fig. 9

Fig. 10A



22/00

1030 1032 1034 1036
 <instantiation identifier> . <instrumentation entity name> . <design entity name> . <eventname>

Fig. 10B

1030	1032	1034	1036	
X1	B3	X	COUNT1	1040
X1.Z	B1	Z	COUNT1	1041
X1.Z	B2	Z	COUNT1	1042
X2	B3	X	COUNT1	1043
X2.Z	B1	Z	COUNT1	1044
X2.Z	B2	Z	COUNT1	1045
Y	B4	Y	COUNT1	1046
Y.Z	B1	Z	COUNT1	1047
Y.Z	B2	Z	COUNT1	1048


Fig. 10C

1030 1034 1036
 <instantiation identifier> . <design entity name> . <eventname>

Fig. 10D

23/70

Fig. 11A



2470

```
--!! Inputs
--!! event_1108_in <= C.[B2.count.event_1108];
--!! event_1124_in <= A.B.[B1.count.event_1124];
--!! End Inputs
```

Diagram annotations for Fig. 11B:

- 1163: bracket above the first assignment statement.
- 1165: bracket above the second assignment statement.
- 1161: squiggly line to the right of the first assignment statement.
- 1162: squiggly line to the right of the second assignment statement.
- 1164: bracket below the first assignment statement.
- 1166: bracket below the second assignment statement.

Fig. 11B

```
--!! Inputs
--!! event_1108_in <= C.[count.event_1108];
--!! event_1124_in <= B.[count.event_1124];
--!! End Inputs
```

Diagram annotations for Fig. 11C:

- 1171: squiggly line to the right of the first assignment statement.
- 1172: squiggly line to the right of the second assignment statement.

Fig. 11C




Fig. 12A

Fig. 12B




FIG.13




FIG.14




FIG. 15

1600 ↗




FIG.16




FIG. 17